At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Method and apparatus for representing and encapsulating active computing
The present invention provides a representation and encapsulation of active computing environments. In accordance with one or more embodiments of the present...
Method, system, program, and data structures for applying a patch to a
Provided is a method, system, program, and data structure for applying a patch to a computer system, wherein the patch includes content to add to the computer. A...
Blockage aware zero skew clock routing method
A blockage aware zero skew clock routing method for calculating the distance, and therefore the delay, between two points takes into account any blockages along...
Method and apparatus for stabilizing GUI testing
A method for stabilizing an event queue during a graphical user interface test includes placing a test event on a tail of the event queue, generating a first...
System and method for enabling failover for an application server cluster
A system and method for enabling failover in an application server cluster. A "primary" application server computer in the cluster may provide a service or data...
Log-on service providing credential level change without loss of session
A security architecture has been developed in which a single sign-on is provided for multiple information resources. Rather than specifying a single...
Controls for recursion at system startup
The present invention provides a method and apparatus for controlling recursion at system startup. The method comprises creating one or more levels of device...
Scalable design for DDR SDRAM buses
A memory subsystem and a method for use in accessing a memory system are disclosed. The memory subsystem comprising a plurality of SDRAM memory modules and a...
Method and apparatus for decoupling tag and data accesses in a cache memory
One embodiment of the present invention provides a system that decouples a tag access from a corresponding data access within a cache memory. The system operates...
Method and system for postmortem identification of falsely shared memory
A method for utilizing postmortem object type identification to identify falsely shared memory objects is disclosed. In one method embodiment, the present...
Automated calibration of I/O over a multi-variable eye window
A method and apparatus for automated calibration of I/O over a multi-variable eye window is provided. A transmitter may conduct data transmissions to a receiver...
Mechanism for enabling customized session managers to interact with a
A mechanism for enabling customized session managers to interact with a network server is disclosed. A programming interface enables customized session managers...
Method and apparatus for using client puzzles to protect against
One embodiment of the present invention provides a system that protects a server against denial-of-service attacks. During operation, the server receives a...
Internet-activated callback service
Techniques for using the Internet to establish an international telephone call using a callback service where there is a rate difference between the source and...
Selectable depacketizer architecture
A scheme is provided that permits the use of a selectable depacketization module to depacketize data streams. An RTP session manager is responsible for receiving...
EMI shielding apparatus
An electromagnetic shielding structure is provided for a microprocessor or other electronic device that emits electromagnetic radiation. The structure includes a...
A server blade may comprise a processor and a network interface. The network interface can be configured be connected to a network remote the server blade. The...
Early primitive assembly and screen-space culling for multiple chip
A multi-chip system and method are disclosed for incorporating a primitive assembler in each of one or more geometry chips and one or more rasterization chips....
Method of maintaining continuity of sample jitter pattern across clustered
A system and method are disclosed to allow the tiling of sample jitter patterns to be independent of the tiling of clustered graphics accelerators. Each...
Z-slope test to optimize sample throughput
A system and method are disclosed for utilizing a Z slope test to select polygons that may be candidates for multiple storage methods. The method may calculate...
EMI heatspreader/lid for integrated circuit packages
An integrated circuit package includes a lid with EMI containment features. The lid may include a plurality of projections adapted to couple a ground plane of a...
Spectacle frame having user-replaceable arm
A spectacle frame has a frameless lens or lens frame, an arm, a clamp that bears upon the arm and is attached hingedly to an arm mounting of the frameless lens...
Fin assembly of heat sink
A fin assembly for a heat sink has a plurality of metal plates stacked with each other. Each metal plate has a body member and a plurality of connecting...
Fluid spigot and filter unit
A fluid spigot with a spigot body, a spigot tube, a rotary disc valve located in a valve cavity in the spigot body, the rotary disc valve having an opened and...
Interactive television system and method having on-demand web-like
navigational capabilities for displaying...
A system and method for displaying still video images related to video content in an interactive broadcast television system. The system and method of the...
Method and system for type identification for multiple object interfaces in
a distributed object environment
A system and method provides dynamic and static type support for multiple definitions of individual types in a distributed object environment. Fully scoped...
Clock skew verification methodology for grid-based design
A method and apparatus for determining clock insertion delays for a microprocessor design having a grid-based clock distribution. The method includes...
Methods and apparatus for implementing a progress reporting interface
Methods and apparatus for providing a progress associated with an executing process are disclosed. A progress report is generated in a progress reporting...
Memory subsystem including an error detection mechanism for address and
A memory subsystem includes a memory controller coupled to a memory module including a plurality of memory chips via a memory bus. The memory controller may...
Method, system, and program for encrypting files in a computer system
Provided is a method, system, and program for encrypting files in a computer in communication with a volatile memory and non-volatile storage device. An...
Management subsystem and method for discovering management device functions
A management subsystem and method for discovering management device functions. A management subsystem includes a system controller coupled to a plurality of...
Virtual heap for a virtual machine
A virtual heap for a process executing within a virtual machine is described. In one embodiment, the virtual persistent heap may allow the running of an...
System and method for a quality of service in a multi-layer network element
A multi-layer network element for forwarding received packets from an input port to one or more output ports with quality of service. When output queues exceed...
Methods and circuits for balancing bitline precharge
A memory array design is provided. Memory cells are defined an intersections of rows and columns. A pair of bitline segments are defined for each column. A...
Circuit board retaining brackets
A mother board retaining bracket is mounted to an outer circuit board housing and supports an edge of a mother board. The mother board retaining bracket prevents...
Graphics system configured to perform distortion correction
A graphics system comprises pixel calculation units and a sample buffer which stores a two-dimensional field of samples. Each pixel calculation unit selects...
Parallel initialization path for rasterization engine
A system and method are disclosed for a rasterization pipeline with a parallel initialization path that may provide an increased rate of triangle processing. The...
Drug-delivery endovascular stent and method for treating restenosis
An intravascular stent and method for inhibiting restenosis, following vascular injury, is disclosed. The stent has an expandable, linked-filament body and a...
SYSTEM AND METHOD FOR FACILITATING DYNAMIC LOADING OF "STUB" INFORMATION TO
ENABLE A PROGRAM OPERATING IN ONE...
A stub retrieval and loading subsystem is disclosed for use in connection with a remote method invocation system. The stub retrieval and loading subsystem...
Small memory footprint system and method for separating applications within
a single virtual machine
A system and method for isolating the execution of a plurality of applications. The applications may utilize or share one or more "original" classes. Only one...
Field replaceable storage array
A single field replaceable storage or computer system may include a processor coupled to a peripheral bus by a bridge device. The field replaceable unit (FRU)...
Channel-specific file system views in a private network using a
Methods and systems consistent with the present invention provide a Supernet, a private network constructed out of components from a public-network...
Processor with multiple-thread, vertically-threaded pipeline
A processor reduces wasted cycle time resulting from stalling and idling, and increases the proportion of execution time, by supporting and implementing both...
System for storing block allocation information on multiple snapshots
An apparatus and method for locating free data blocks in a microprocessor-based system for which snapshots are maintained. The snapshots are stored periodically,...
Method and apparatus for delaying interfering accesses from other threads
during transactional program execution
One embodiment of the present invention provides a system that facilitates delaying interfering memory accesses from other threads during transactional...
DRAM power management
A system and method for limiting power consumption of a computer memory system. The system and method includes selecting a memory access rate. The selected...
Mechanism for enabling session information to be shared across multiple
A mechanism for enabling session information to be shared across multiple processes in a multi-process environment is disclosed. There is provided a shared...